

ATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



©1 SEP 2004

(43) International Publication Date 12 September 2003 (12.09.2003)

PCT

(10) International Publication Number WO 03/075333 A1

(51) International Patent Classification7: H01L 21/3065

(21) International Application Number: PCT/KR02/00715

(22) International Filing Date: 19 April 2002 (19.04.2002)

(25) Filing Language:

Korean

(26) Publication Language:

English

(30) Priority Data: 2002/11395 4 March 2002 (04.03.2002) KR

(71) Applicant (for all designated States except US): CI SCI-ENCE, INC. [KR/KR]; 28-1, Buk-ri, Namsa-myen, Yongin-city, Kyunggi-do 449-884 (KR).

(72) Inventor; and


(75) Inventor/Applicant (for US only): KIM, Youngyul

[KR/KR]; Life Apt. 108/302, Bundang-dong, Bundang-ku, Sungnam-city, Kyungki-do 463-748 (KR).

- (74) Agent: KIM, Ikwhan; Chunsa Bldg. 3F, 1677-14 Seochodong, Seocho-ku, Seoul 137-070 (KR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent

[Continued on next page]

(54) Title: ELECTRODE FOR DRY ETCHING A WAFER



(57) Abstract: Disclosed is an electrode for dry etching a wafer. The electrode includes a first electrode and a second electrode. The first electrode includes a first flat plate and a ring-shaped first protrusion corresponding to one surface of the edge of a wafer, and the second electrode includes a second flat plate and a ring-shaped second protrusion corresponding to the other surface of the edge of the wafer. The first plate and the second flat plate are the same dimension, and the first protrusion and the second protrusion are the same dimension.

WO 03/075333 A1



(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

with international search report

10

15

20

25

ELECTRODE FOR DRY ETCHING A WAFER

Technical Field

The present invention relates to a dry etching of a semiconductor wafer, and more particularly to an electrode for dry etching a semiconductor wafer using plasma, thereby removing foreign material deposited on the edge of the semiconductor wafer for manufacturing integrated circuit chips.

Background Art

As well known to those skilled in the art, during the fabrication of high integrated semiconductor chips, multiple layers 110 and 120 such as a poly-silicon layer, a nitride layer, a metal layer, etc. are deposited and accumulated on the edge of a semiconductor wafer 100, as shown in Fig. 5. Further, as shown in Fig. 6, particles broken off the deposited layers on the edge of the semiconductor wafer 100 are generated while transferring the semiconductor wafer 100 or by equipment 200, and introduced into the central portion of the semiconductor wafer 100, thereby contaminating the integrated circuit chips.

Moreover, a gate electrode of a semiconductor chip has been recently changed from tungsten silicide to tungsten, and an insulation layer of a capacitor has been changed from an ONO (oxide-nitride-oxide) structure to tantalum oxide. An organic bottom anti-reflective coating (hereinafter, referred to as ARC) layer and an inorganic ARC layer such as SiON have been recently used to form fine photoresist patterns, and Ti and TiN layers have been used as a barrier metal layer. Therefore, these materials contaminate the semiconductor wafer by the aforementioned route during fabrication.

That is, these materials act as a particle source during fabrication and contaminate the semiconductor wafer 100. Particularly, in case that the diameter of the wafer increases from 200mm to 300mm, the radius of the edge of the wafer also increases, thereby more increasing the contamination of the semiconductor wafer by

the particles.

Since the materials deposited and accumulated on the edge of the semiconductor wafer 100 reduce the yield and the reliability of the semiconductor chip, these materials need to be fully removed.

5

Accordingly, in order to remove the materials deposited and accumulated on the edge of the semiconductor wafer, several methods have been used as follows.

For example, hereinafter, a wet etching process for removing a nitride layer, which comprises five steps, is described with reference to Figs. 7a to 7e.

10

- i. An oxide layer 102 is deposited on the nitride layer 101 of the silicon semiconductor wafer 100 by a plasma depositing apparatus (Fig. 7a).
- ii. A photoresist layer 103 is formed on the oxide layer 102 by coating photosensitizer, and the photoresist layer 103 on the edge of the semiconductor wafer 100 is removed, thereby exposing the oxide layer 102 of the edge of the semiconductor wafer 100 (Fig. 7b).

15

iii. The exposed oxide layer 102 of the edge of the semiconductor wafer 100 is removed by a chemical solution (NHF₄+HF) using a wet etching device (Fig. 7c).

20

iv. The photoresist layer 103 on the oxide layer 102 is removed using a dry etching device and residual photoresist 103 is washed by a chemical solution (H₂SO₄/H₂O₂) using a washing apparatus (Fig. 7d).

v. The exposed nitride layer 101 of the edge of the semiconductor wafer 100 is removed by a phosphoric acid (H₃PO₄) solution of high temperature using a wet etching device (Fig. 7e).

25

The above-described wet etching process of the nitride layer is complex. Further, this wet etching process of the nitride layer requires different apparatuses for performing the deposition of the oxide layer, the coating of the photoresist, the removal of the photoresist by dry etching, the removal of the oxide layer by wet etching, the full removal of the residual photoresist, the washing, and the wet etching of the nitride layer.

30

On the other hand, a dry etching process for removing the poly-silicon

10

15

20

25

30

layer, which comprises five steps, is described with reference to Figs. 8a to 8e.

- i. The oxide layer 102 is deposited on the poly-silicon layer 104 on the silicon semiconductor wafer 100 using a plasma depositing apparatus (Fig. 8a).
- ii. A photoresist layer 103 is formed on the oxide layer 102 by coating photosensitizer, and the photoresist layer 103 on the edge of the semiconductor wafer 100 is removed, thereby exposing the oxide layer 102 on the edge of the semiconductor wafer 100 (Fig. 8b).
- iii. The exposed oxide layer 102 on the edge of the semiconductor wafer 100 is removed by a chemical solution (NHF₄+HF) using a wet etching device (Fig. 8c).
- iv. The photoresist layer 103 on the oxide layer 102 is removed using a dry etching device and residual photoresist 103 is washed by a chemical solution (H_2SO_4/H_2O_2) using a washing apparatus (Fig. 8d).
- v. The exposed poly-silicon layer 104 of the edge of the semiconductor wafer 100 is removed using the conventional dry etching device (Fig. 8e).

Identically with the aforementioned wet etching of the nitride layer, the above-described dry etching process of the poly-silicon layer is complex. Further, this dry etching process of the poly-silicon layer requires different apparatuses for performing the deposition of the oxide layer, the coating of the photoresist, the removal of the photoresist by dry etching, the removal of the oxide layer by wet etching, the washing, and the dry etching of the poly-silicon layer.

When the poly-silicon layer of the edge of the semiconductor wafer is removed using the conventional dry etching apparatus, the poly-silicon layer on the upper surface of the edge of the semiconductor wafer can be removed but the poly-silicon layer on the lower and the side surfaces of the edge of the semiconductor wafer cannot be fully removed, or can only be imperfectly removed.

Further, since different conventional etching apparatuses are respectively used in each step for forming patterns on the semiconductor wafer, that is, since one etching apparatus is used only to remove one foreign material, it is impossible to use one etching apparatus to remove various materials.

As shown in Fig. 9, the conventional dry etching device used for forming fine circuit patterns of the semiconductor chip forms an electric field between a flat-shaped first electrode 300 and a flat-shaped second electrode 300' in a reactive gas atmosphere, and generates plasma into the upper surface of the semiconductor wafer 100, thereby etching a deposited layer on the upper surface 100a of the semiconductor wafer 100 and forming a fine pattern 103a. Herein, the deposited layer on the edge of the semiconductor wafer 100 is removed. Reference number 400 denotes an RF (radio frequency) generator and reference number 500 denotes a matching network.

10

5

In the conventional dry etching device, the semiconductor wafer 100 is mounted on one electrode 300' and etched, thereby not etching the side surface 100b and the lower surface 100c of the semiconductor wafer 100. Therefore, the deposited layer on the side surface 100b and the lower surface 100c of the semiconductor wafer cannot be removed.

Disclosure of the Invention

15

20

Therefore, the present invention has been made in view of the above problems, and it is an object of the present invention to provide an electrode for dry etching a semiconductor wafer using plasma, which can effectively remove foreign materials deposited on the lower and the sides surfaces as well as the upper surface of the edge of the semiconductor wafer without causing damage to the wafer.

25

In accordance with the present invention, the above and other objects can be accomplished by the provision of an electrode for dry etching a semiconductor wafer. The electrode comprises a first electrode and a second electrode for removing foreign materials from the edge of the semiconductor wafer using plasma. The first electrode includes a first flat plate and a ring-shaped first protrusion corresponding to one surface of the edge of a semiconductor wafer, and the second electrode includes a second flat plate and a ring-shaped second protrusion corresponding to the other surface of the edge of the semiconductor wafer. Herein,

10

15

20

25

the first protrusion and the second protrusion are the same size.

Preferably, an insulating material may be deposited on or an insulation layer may be attached to an inner area of the upper surface of the first electrode, which is inside of the first protrusion.

Brief Description of the Drawings

The above and other objects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:

Fig. 1 is a partial cross-sectional view of an electrode for dry etching a semiconductor wafer in accordance with the present invention;

Fig. 2 is a schematic view illustrating the etching of the upper and the side surfaces of a semiconductor wafer using the electrode of the present invention;

Fig. 3 is a schematic view illustrating the etching of the lower and the side surfaces of the semiconductor wafer using the electrode of the present invention;

Fig. 4 is a cross-sectional view of a dry etching device provided with the electrode of the present invention;

Fig. 5 is a side view of semiconductor wafer, on which multiple layers are deposited;

Fig. 6 is a schematic view illustrating the deposition of foreign materials on the semiconductor wafer by equipment.

Figs. 7a to 7e are cross-sectional views illustrating a process for removing a nitride layer using a conventional wet etching;

Figs. 8a to 8e are cross-sectional views illustrating a process for removing a poly-silicon layer using a conventional dry etching; and

Fig. 9 is a schematic view illustrating the etching of a semiconductor wafer using a conventional electrode.

Best Mode for Carrying Out the Invention

10

15

20

25

30

Fig. 1 is a partial cross-sectional view of an electrode for dry etching a semiconductor wafer in accordance with the present invention. The electrode of the present invention comprises a pair of electrodes, i.e., a first electrode 10 and a second electrode 20. The first electrode 10 and the second electrode 20 are means for generating plasma for removing foreign materials deposited and accumulated on the edge of the semiconductor wafer.

Herein, the first electrode 10 is used as an anode and the second electrode 20 is used as a cathode. However, the first electrode 10 may be used as a cathode and the second electrode 20 may be used as an anode.

The same as the conventional electrode, the first electrode 10 is shaped as a flat circle. A ring-shaped first protrusion 10a is formed on the bottom surface of the first electrode 10. A gas inlet hole 10b is formed between the first protrusion 10a and the circumference of the first electrode 10. The gas inlet hole 10b serves to introduce a reactive gas for generating plasma into a vacuum chamber (not shown), in which the first electrode 10 and the second electrode 20 are formed.

The second electrode 20 is also shaped as a flat circle having the same diameter of that of the first electrode 10. An opening 20a is formed on the center of the second electrode 20 and a ring-shaped second protrusion 20b having the same dimension as that of the first protrusion 10a is formed between the opening 20a and the circumference of the second electrode 20.

A flat portion of the outside of the first protrusion 10a of the first electrode 10 and a flat portion of the outside of the second protrusion 20b of the second electrode 20 are referred to as a first flat portion 10c and a second flat portion 20c.

An insulator 11 or an insulation layer is deposited on or attached to an inner area of the bottom surface of the first protrusion 10a. The deposited insulation layer 11 serves to prevent an electric field or an electromagnetic field from being formed between the first electrode 10 and the second electrode 20, when a RF power is supplied between the first electrode 10 and the second electrode 20. Polymide, Teflon, silicon, quartz, or ceramic may be used as the

insulator 11.

Figs. 2 and 3 illustrate the etching of a semiconductor wafer using the electrode of the present invention. Hereinafter, with reference to Figs. 2 and 3, an interaction between the first and the second electrodes 10, 20 of the present invention and the semiconductor wafer 30 is described.

As shown in Fig. 2, the semiconductor wafer 30 is interposed between the first electrode 10 as the anode and the second electrode 20 as the cathode by an electrostatic chuck 40. The electrostatic chuck 40 is installed at a lowering position via the opening 20a of the second electrode 20, thereby bringing the lower surface 30c of the edge of the semiconductor wafer 30 into contact with the upper surface of the second protrusion 20b of the second electrode 20.

A reactive gas is introduced via the gas inlet hole 10b of the first electrode 10 and power is supplied from the RF generator 50 to the second electrode 20, thereby forming an electric field or an electromagnetic field through the first protrusion 10a and the first flat portion 10c of the first electrode 10 and the second protrusion 20b and the second flat portion 20c of the second electrode 20. Then, two types of plasma with different intensity are generated by the reactive gas between the first protrusion 10a and the second protrusion 20b and between the first flat portion 10c and the second flat portion 20c.

Herein, plasma is formed along width of the first protrusion 10a and the second protrusion 20b. The width of the first protrusion 10a and the second protrusion 20b corresponds to the width B of the edge of the semiconductor wafer 30 to be etched. Therefore, an area A of the semiconductor wafer 30, in which fine circuit pattern 31 is formed, is not affected by this plasma. The side surface 30b of the semiconductor wafer 30 is etched by plasma C formed between the first flat portion 10c and the second flat portion 20c.

Since the lower surface 30c of the semiconductor wafer 30 is in contact with the upper surface of the second protrusion 20b of the second electrode 20, the etching is mainly performed on the upper surface 30a and the side surface 30b of the semiconductor wafer 30 by RIE (Reactive Ion Etching).

Further, since the insulation layer 11 deposited on the inner area of the

20

15

5

10

25

30

first electrode 10, an electric field or an electromagnetic field is not formed in the area A, thereby preventing plasma from being generated on the area A and improving the efficiency of the etching.

Herein, reference number 60 denotes a matching network.

5

As shown in Fig. 3, the electrostatic chuck 40 is elevated via the opening 20a of the second electrode 20, thereby bringing the upper surface 30a of the edge of the semiconductor wafer 30 into contact with the upper surface of the first protrusion 10a of the first electrode 10. Then, the reactive gas is introduced via the gas inlet hole 10b of the first electrode 10 and the power is supplied from the RF generator 50, thereby generating plasma between the first protrusion 10a and the second protrusion 20b. Herein, the etching is mainly performed on the lower surface 30c and the side surface 30b of the semiconductor wafer 30 by plasma, thereby removing the foreign materials deposited on the area B.

15

10

Fig. 4 is a cross-sectional view of a vacuum chamber 70, in which the electrode of the present invention is installed. The vacuum chamber 70 comprises a blow pipe 71 for introducing a reactive gas for generating plasma into the first electrode 10 and the second electrode 20, a port 70a for entering the semiconductor wafer 30, an outlet 70b for exhausting the gas after the etching of the semiconductor wafer 30, and the electrostatic chuck 40 for moving the semiconductor wafer 30 upward and downward.

20

The semiconductor wafer 30 is entered into the vacuum chamber 70 via the port 70a and mounted on the electrostatic chuck 40. Under a reactive gas atmosphere, the RF generator 50 supplies a voltage via the second electrode 20. At this time, the upper surface of the central portion of the semiconductor wafer 30 is protected by the insulation layer 11 of the first electrode 10, and plasma is generated between the first protrusion 10a and the second protrusion 20b and between the first flat portion 10c and the second flat portion 20c. Then, the upper, the lower, and the side surfaces 30a, 30c, and 30b of the edge of the semiconductor wafer 30 are etched through the aforementioned process.

30

25

During the etching process, the same as the conventional case, the foreign materials removed from the semiconductor wafer 30 and the reactive gas are

pumped out via the outlet 70b.

Hereinafter, Table 1 illustrates the reactive gases used in the dry etching of the edge of the semiconductor wafer using the electrode of the present invention and the foreign materials removed using the corresponding reactive gas.

5

Table 1

| Material | Reactive Gas | |
|---|--|--|
| Organic ARC (SiON) | CF ₄ , SF ₆ | |
| Inorganic ARC (C _x Si _y) | CF ₄ , O ₂ | |
| Oxide layer (SiO ₂) | CF ₄ , CHF ₃ , C ₄ F ₈ , C ₂ F ₆ , Ar, O ₂ , CH ₂ F ₂ | |
| Nitride layer (Si ₃ N ₄) | CF ₄ , SF ₆ , CHF ₃ , Ar, O ₂ | |
| Poly-silicon (Si) | HBr, Cl ₂ , CCl ₄ , SF ₆ , O ₂ | |
| Tungsten silicide (WSi _x) | SF ₆ , Cl ₂ | |
| Tungsten (W) | SF ₆ , CF ₄ , Ar, O ₂ | |
| Aluminum (Al) | Cl ₂ , CCl ₄ , BCl ₃ | |
| Copper (Cu) | Cl ₂ | |
| Tantalum oxide (TaO ₂) | SF ₆ , Cl ₂ , CF ₄ | |
| Tantalum (TaON) | SF ₆ , Cl ₂ , CF ₄ | |
| Titanium (Ti) | CF ₄ , SF ₆ | |
| Titanium silicide (TiSi _x) | SF ₆ , CF ₄ , O ₂ | |
| SOG, $[R_xSiO_ySiO_2]n$, $H(SiO_{3/2})n$ | SF ₆ , CF ₄ , O ₂ | |

10

15

As described above, the conventional etching device has been used to remove only one type of materials, i.e., a wet etching device for removing the nitride layer or a dry etching device for forming a fine circuit pattern on a semiconductor wafer. Therefore, the process for etching the semiconductor wafer is very complex and each step of the process requires a corresponding etching device.

Further, with the structure of the electrode of the conventional etching device, foreign materials deposited on the upper surface and the side surface of the

10

15

20

edge of the semiconductor wafer can be removed. However, foreign materials deposited on the lower surface of the edge of the semiconductor wafer cannot be removed.

However, the electrode of the present invention is used to remove all foreign materials shown in Table 1 by sequentially supplying appropriate reactive gases corresponding to each material without additional equipment, thereby simplifying the whole process.

Moreover, portions other than the upper, the side and the lower surfaces of the edge of the semiconductor wafer are not affected by plasma, thereby effectively etching the edge of the semiconductor wafer and not damaging the fine circuit pattern formed on the center of the semiconductor wafer.

Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.

Industrial Applicability

As apparent from the above description, the present invention provides a an electrode for dry etching a semiconductor wafer, which removes foreign materials deposited on the upper, the side and the lower surfaces of the edge of the semiconductor wafer, without additional equipment or step, thereby simplifying the whole process, reducing the process cost, and improving the yield, the quality of the semiconductor wafer, and its productivity.

Claims:

- 1. An electrode for dry etching a wafer, said electrode comprising a first electrode and a second electrode for removing foreign materials from the edge of the wafer by plasma, said first electrode including a first flat plate and a ring-shaped first protrusion corresponding to one surface of the edge of a wafer, and said second electrode including a second flat plate and a ring-shaped second protrusion corresponding to the other surface of the edge of the wafer, wherein said first protrusion and said second protrusion are the same size.
- 2. The electrode for dry etching a wafer as set forth in claim 1, wherein an insulating material is deposited on or an insulation layer is attached to an inner area of the upper surface of the first electrode, which is inside of the first protrusion.

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7a




Fig. 7b




Fig. 7c




Fig. 7d




Fig. 7e




Fig. 8a




Fig. 8b




Fig. 8c




Fig. 8d




Fig. 8e





Fig. 9



| A. CLAS | SIFICATION OF SUBJECT MATTER | | | | |
|--|--|---|----------------------------|--|--|
| | H01L 21/3065 | | | | |
| | nternational Patent Classification (IPC) or to both nation | nal classification and IPC | | | |
| | DS SEARCHED umentation searched (classification system followed by | classification symbols) | | | |
| | umentation searched (classification system followed by 1/00, C23F 1/00, B01J 19/08 | Classification symbols; | | | |
| | | | | | |
| Documentation | n searched other than minimum documentation to the ex | tent that such documents are included in the f | ields searched | | |
| | | | | | |
| | | | | | |
| Electronic data USPAT, FPD | a base consulted during the intertnational search (name of | of data base and, where practicable, search teri | ms used) | | |
| USFAI, FFL | 7, 1. CW | • | | | |
| C POCKIA | MENTS CONSIDERED TO BE RELEVANT | | | | |
| <u> </u> | | | n | | |
| Category* | Citation of document, with indication, where app | ropriate, of the relevant passages | Relevant to claim No. | | |
| х | US 4 793 975 A (TEGAL CO) | | 1-2 | | |
| | 27 December 1988 see column 2, line 23 - column 2, line 46; | | | | |
| | Figure 1 | | | | |
| Y | US 5 443 689 A (MATSUSHITA ELECTRIC INDU | STRIAL CO) | 1-2 | | |
| | 22 August 1995 | • | | | |
| | see column 2, line 33 - column 2, line 43; column 3, line 55 - column 4, line 10; | | | | |
| | Figure 3 | | | | |
| A | JP 63016625 A (MATSUSHITA ELECTRIC INDUS | STRIAL CO) | 1 | | |
| | 22 January 1988 | | | | |
| | see the whole document | | | | |
| A | US 6 027 604 A (SAMSUNG ELECTRONICS CO) | | 1 | | |
| | 22 Feburary 2000 see the whole document | | | | |
| | | | | | |
| | | | | | |
| | | See natural familiar commi | L | | |
| | r documents are listed in the continuation of Box C. | See patent family annex. | | | |
| * Special c | | | | | |
| to be of particular relevence the principle or theory underlying the invention | | | | | |
| filing date | plication or patent but published on or after the international | considered novel or cannot be considered | ed to involve an inventive | | |
| "L" documen | at which may throw doubts on priority claim(s) or which is establish the publication date of citation or other | step when the document is taken alone "Y" document of particular relevence; the cla | imed invention cannot be | | |
| special re | eason (as specified) t referring to an oral disclosure, use, exhibition or other | considered to involve an inventive step combined with one or more other such do | when the document is | | |
| means | | being obvious to a person skilled in the art | : | | |
| | at published prior to the international filing date but later priority date claimed | "&" document member of the same patent fam | ily | | |
| | tual completion of the international search | Date of mailing of the international search re | port | | |
| ļ | 4 ЛИNE 2002 (24.06.2002) | 24 JUNE 2002 (24.06.2002) | | | |
| | ailing address of the ISA/KR | Authorized officer | | | |
| | Korean Intellectual Property Office | • | EIITH SA | | |
| | 920 Dunsan-dong, Seo-gu, Daejeon 302-701, Republic of Korea | Suh, Tae Jun | | | |
| 4/5 | s. 82-42-472-7140 | Telephone No. 82-42-481-5732 | التالية | | |



ernamonal application No.
PCT/KR02/00715

| ategory* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No |
|----------|--|----------------------|
| A | US 4 376 692 A(ANELVA CO) 15 March 1983 see the whole document | 1 |
| | | |
| | | |
| | , | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | • | |